Skip to main content

Function of a Decision Feedback Equalizer (DFE) Equalizer (with MATLAB)

 

Decision Feedback Equalizer is the abbreviation for this. We know that in a typical wireless communication scenario, different multipath cause the signal to arrive at the receiver at different times after transmitting it from the transmitter. Our signal may show a slight spatial frequency shift as a result. By using several taps to receive signals with varying time delays or signals with a slight frequency shift, equalizers solve this problem by changing their tap weights.

Decision feedback equalizers continuously update their tap coefficient vectors by reducing the error between the desired signal and adaptive filter output.

Inter-symbol interference (ISI) happens in a typical wireless communication system when the modulation bandwidth exceeds the radio channel's coherence bandwidth. Equalization reduces the ISI produced by multipath within a time-dispersive channel.

** Coherence bandwidth is the bandwidth (range of frequencies) over which the channel is constant is called coherence bandwidth

Both feed-forward taps and feed-backward taps are used in a DFE equalizer. 

'Input' - Input signal, specified as a column vector
'Desired' - Training symbols (column vector). The vector length of the desired must be less than or equal to the length of the input.
'Train' - Train equalizer flag. It starts training when the value changes from 0 to 1.
'Error' - Error signal (column vector)
'Weight' - Tap weights

The error between the feedforward and feedback signal is used to adjust the tap weights. To recover the original signal, it also converges the tap weights. DFE uses an adaptive algorithm at the receiver side to track the changing channel and modifies the weight of its filter to recover the known pilot signal most of the time. The data bits are then appropriately corrected. Pilot signals are provided at short intervals and are known to the receiver to track the communication channel or medium's frequently changing characteristics.

 


QPSK + Multipath + Decision Feedback Equalizer (DFE)

20 BER Before: 0 | BER After: 0

Simulator Workflow & Mathematics

1 The Signal Path

  1. QPSK Modulation Random bits are grouped into pairs and mapped to complex symbols: s = exp(j * (Ļ€/4 + kĻ€/2)).
  2. Multipath Channel The signal is convolved with a multi-tap impulse response, simulating reflections that cause Inter-Symbol Interference (ISI).
  3. DFE Equalization A Feedforward Filter (FFF) suppresses precursor ISI, while a Feedback Filter (FBF) subtracts post-cursor ISI using previous symbol decisions.

2 The DFE Equations

// 1. Equalizer Output

y[n] = Ī£(w_f[k] * x[n-k]) - Ī£(w_b[k] * d[n-k])

(Feedforward Output - Feedback Correction)

// 2. Error Calculation

e[n] = d_known[n] - y[n]

// 3. LMS Weight Update

w_f[k] = w_f[k] + Ī¼ * e[n] * x*[n-k]

w_b[k] = w_b[k] - Ī¼ * e[n] * d*[n-k-1]

Where Ī¼ is the step size, x* is the conjugate of the received signal, and d are previous decisions.
Return to Home →

Also read about

[2] Adaptive Equalizer to mitigate Channel Distortion (in MATLAB)

[3] Roll of an Equalizer in Channel Estimation


šŸ“Š MATLAB & ONLINE SIMULATIONS (Web-Based)
šŸŽ“ GATE & UGC - NET SOLUTIONS
šŸ“” WIRELESS & SIGNAL PROCESSING


Contact Us

Name

Email *

Message *

Popular Posts

CMOS Logic Gates: Inverter, NAND, and NOR

CMOS Logic Gates: Inverter, NAND, and NOR Complementary metal–oxide–semiconductor (CMOS) technology forms the backbone of modern digital IC design. Patented by Frank Wanlass in 1963 ( US patent 3,356,858 ), CMOS enables low-power, high-speed, and noise-immune logic circuits. CMOS gates, including inverters, NAND, and NOR, are widely used in both large-scale and small-scale integrated circuits due to their efficiency and versatility. CMOS Inverter A CMOS inverter consists of a complementary pair of PMOS and NMOS transistors. The PMOS transistor connects to the supply voltage V DD , while the NMOS connects to ground. The input voltage V IN controls both gates, and the output voltage V OUT is taken from the connected drains. CMOS inverters are highly energy-efficient and produce minimal heat due to their comple...
Read more

Decision Feedback Equalizer (DFE) in MATLAB

  MATLAB Code M = 4; % QPSK numSymbols = 10000; numTrainingSymbols = 5000; chtaps = [1 0.5*exp(1i*pi/6) 0.1*exp(-1i*pi/8)]; % Generate QPSK symbols data = randi([0 M-1], numSymbols, 1); tx = pskmod(data, M, pi/4); % DFE setup eq = comm.DecisionFeedbackEqualizer; eq.ReferenceTap = 1; eq.NumForwardTaps = 5; eq.NumFeedbackTaps = 3; % SNR sweep snrVec = 0:5:25; % 0,5,10,...25 dB berBefore = zeros(size(snrVec)); berAfter = zeros(size(snrVec)); for k = 1:length(snrVec) % Apply channel and AWGN rx = awgn(filter(chtaps,1,tx), snrVec(k), 'measured' ); % BER before equalization rxDataNoEq = pskdemod(rx, M, pi/4); [~, berBefore(k)] = biterr(data, rxDataNoEq); % Equalize [y,~,~] = eq(rx, tx(1:numTrainingSymbols)); % Phase correction phaseOffset = angle(mean(conj(tx(1:numTrainingSymbols)) .* y(1:numTrainingSymbols))); yCorrected = y * exp(-1i*phaseOffset); % BER after equalization rxDataEq = pskdemod(yCorrected, M, pi/4); [...
Read more

UGC NET Electronic Science Previous Year Question Papers with Solutions

Download Papers and Solutions Exam Pattern Preparation Tips FAQs More Home / Engineering & Other Exams / UGC NET 2026 PYQ šŸ“Š Exam Highlights: Electronic Science (88) Feature Details Junior Research Fellowship (JRF) ₹37,000 + HRA per month Eligibility M.Sc/M.Tech in Electronics (55%) Validity of Certificate JRF (3 Years) | Lectureship (Lifetime) šŸ“„ Download UGC NET Electronics PDFs Complete collection of previous year question papers, answer keys and explanations for Subject Code 88. Start Downloading šŸ“‚ View All Question Papers June 2026 - Question Paper Download PDF June 202...
Read more

Superheterodyne Receiver Online Simulator

Superheterodyne Receiver Simulator Simulation Controls Message Frequency (Hz): Carrier Frequency (Hz): Intermediate Frequency (Hz): Sampling Frequency (Hz): Simulation Duration (s): Run Simulation Signal Plots Numerical Values (first 10 samples) Superheterodyne Receiver Workflow The superheterodyne receiver converts a received RF signal to an intermediate frequency (IF) to simplify filtering and amplification, and finally recovers the original message signal. Steps: Input Message Signal: A low-frequency signal m(t) (e.g., sine wave). RF Modulation (AM): The message modulates the carrier with amplitude modulation: RF(t) = [1 + K_a * m(t)] * cos(2Ļ€ f_c t) Mixing with Local Oscillator (LO): The RF signal is multiplied by a local oscillator LO(t) = cos(2Ļ€ f_LO t) to produce: IF(t) = RF(t) * LO(t) Intermediate Frequency Filtering: A low-pass filter extracts t...
Read more

Online Simulator for ASK, FSK, and PSK Signal Generation

Interactive Digital Signal Processing (DSP) Tutorial and Simulator for ASK, FSK, and BPSK modulation techniques. Try our new Digital Signal Processing Simulator!   •   Interactive ASK, FSK, and BPSK tools updated for 2025. Start Now Digital Modulation Visualizer: ASK, FSK, & BPSK Simulator Learn and visualize binary modulation techniques (ASK, FSK, BPSK) in real-time with adjustable carrier and sampling parameters. Perfect for DSP students and engineers. šŸ“” ASK Simulator šŸ“¶ FSK Simulator šŸŽš️ BPSK Simulator šŸ“š More Topics ASK Modulator FSK Modulator BPSK Modulator Demodulation More Topics 1. ASK (Ampli...
Read more

Flat vs Frequency Selective Online Simulator

Flat vs Frequency Selective Online Simulator Channel Type Without Fading Flat Fading Multipaths Nakagami m SNR(dB) Run Simulation Input Signal Signal After Fading Constellation Diagram BER vs SNR Explore Advanced Flat vs Frequency-Selective Fading Simulator Want to see these equations in action? Visualize it. Launch Simulator Tool Flat Fading and Frequency-Selective Fading Effects of Multipath Components and the Nakagami-m Parameter 1. Flat Fading Flat fading occurs when the signal bandwidth is smaller than the channel's coherence bandwidth, meaning that all frequency components of the transmitted signal experience approximately the same fading. It is typically associated with narrowband signals, where the multipath delay spread is small relative to the symbol duration. ...
Read more

Design of CMOS Flip-Flops (SR, D, JK)

Design of CMOS Flip-Flops (SR, D, JK) A flip-flop or latch is a circuit with two stable states, used to store state information. It is the basic storage element in sequential logic and a fundamental building block in digital electronics systems, including computers and communication devices. Flip-flops and latches act as data storage elements for states, pulse counting, and synchronization of variably-timed input signals to a reference clock. Flip-flops can be transparent/opaque (latches) or clocked (synchronous, edge-triggered). Latches are level-sensitive, while flip-flops are edge-sensitive. In sequential logic, the output depends on current inputs and previous states. Fig.1 shows a sequential circuit combining a combinational block and a memory element. ...
Read more

MATLAB code for BER vs SNR for M-QAM, M-PSK, QPSK, BPSK (with Simulation)

šŸ§® MATLAB Code for BPSK, M-ary PSK, and M-ary QAM Together šŸ§® MATLAB Code for M-ary QAM šŸ§® MATLAB Code for M-ary PSK šŸ“š Further Reading MATLAB Script for BER vs. SNR for M-QAM, M-PSK, QPSK, BPSK % Written by Salim Wireless clc; clear; close all; snr_db = -5:2:25; psk_orders = [2, 4, 8, 16, 32]; qam_orders = [4, 16, 64, 256]; ber_psk_results = zeros(length(psk_orders), length(snr_db)); ber_qam_results = zeros(length(qam_orders), length(snr_db)); for i = 1:length(psk_orders) ber_psk_results(i, :) = berawgn(snr_db, 'psk', psk_orders(i), 'nondiff'); end for i = 1:length(qam_orders) ber_qam_results(i, :) = berawgn(snr_db, 'qam', qam_orders(i)); end figure; semilogy(snr_db, ber_psk_results(1, :), 'o-', 'LineWidth', 1.5, 'DisplayName', 'BPSK'); hold on; for i = 2:length(psk_orders) semilogy(snr_db, ber_psk_results(i, :), 'o-', 'DisplayName', sprintf('%d-PSK', psk_or...
Read more