Skip to main content

Electronics and Communication (EC) Study Materials


Home / Engineering & Other Exams / Communications (EC) Study Material ...

 

NET & GATE: Communications (EC) Study Material


What is an error in a communication system?

In wireless communication, we sometimes receive the wrong bit, i.e., the transmitter sends binary '1', but we're receiving binary '0' on the receiver side. That is called a bit of error. Now, we'll tell you why this error occurs. We are all aware of signal attenuation and additive noise in wireless communication. You also know that we use a threshold level at the receiver to detect '0' or '1'. Anyhow if the signal is much affected by attenuation or noise, then we receive binary '0' instead of '1' and vice versa.

We commonly use the term 'bit error rate' to measure bit error. Bit error rate tells us how many bits are affected among the total number of bits transmitted.


What are the possible remedies to reduce the bit error rate?

Channel Coding



Question

There is a digital communication system that sends a symbol or block of N bits. We expect the error probability in decoding to be 0.0001. But there is N number of bits in a symbol or block. And here, the occurrence of a mistake of any bit is independent of others. If we came to know at least one bit in the block/symbol has been decoded wrongly. Then what probability will the received symbol/block be erroneous?


Answer

Error probability of a bit = 0.0001

So, the probability of being decoded correctly= is 1-0.0001

As there are several bits, so correct probably = (1-0.0001)(1-0.0001)(1-0.0001)...Up To N Times

=(1-0.0001)^N

Erroneous Probability = 1 - correct probability

=1 -  (1-0.0001)^N

 


Maximum Likelihood Decoding or ML Decoding

The decision boundary between two adjacent signal points will be their arithmetic mean.


Question

The S symbol is randomly selected from the S1, S2, S3, and S4 and communicated through a digital communication system. S1=-3, S2=-1, S3=+1, and S4=+2 are given. Y = S + W is the received symbol on the receiver side. W stands for "zero mean unit variance." When the transmitted symbol S = Si, the conditional probability of symbol error for maximum likelihood (ML) decoding is P. P is a Gaussian Random Variable independent of S. The index i with the highest conditional symbol error probability Pi is -----


Answer

As an ML detector is used, the decision boundary between two adjacent signal points will be their arithmetic mean.

For S1= -3, the probability of error, P1,  

As the ML decoder first receives the symbol -3 and then -1, so -2 becomes the decision boundary, as shown in the figure below.



If the signal value lies between -∞ to -2, it is decoded correctly as -3. Otherwise, an error occurs. 

Now, the probability of error, P1 = (1 - yellow-colored area)


For S2, probability of error is P2 (say)


So, P2 = (1 - yellow-colored area)


For S3, probability of error is P3 (say)


P3=(1-yellow-colored area)


For S4, probability of error is P4 (say)


P4 = (1 - yellow-colored area)

In the concussion of the above four graphs, the probability of correctness is less for S3 among the four symbols. So, the possibility of error for S3 is more significant, or P3 is more considerable.


Probability & Information

When the probability of an event is less, then information about that event will be more. 

I(x) is inversely proportional to p(x)

When probability = 1, the information will be zero, and vice versa.

.We commonly use the term 'entropy' in information theory. Entropy denotes the average number of bits required per symbol to transfer information.

For example:

The probability of receiving bit '1' is 0.5 & probability of receiving bit '0' is 0.5 on the receiver side. Then the entropy H(x) is going to be    -0.5*log(0.5) -0.5*log(0.5) = 1 bit/symbol


Electronic Devices

pn junction diodes are used as electronic switches. Diodes only allow unidirectional current flow. When the voltage across the diode goes up to a certain amount (typically 0.7 V), it becomes on (in case of forward bias). On the other hand, reverse bias always remains 'off.' But in the case of the zener diode, if you continuously increase the reverse voltage, then the current flows accordingly. But after a specific reverse voltage, current flow rises sharply in reverse bias mode. This phenomenon is called 'avalanche breakdown.' If you try to increase the reverse voltage further, the voltage doesn't increase; only the current flow increases.

What is bias voltage?
The bias voltage is required for an electrical gadget to turn on and work.
An electronic device couldn't turn on and function without a bias voltage.

Networks, Signal, & Systems

 Superposition Theorem

In the superposition theorem, we calculate the individual response of each independent source on an element or branch. Then we sum up the voltage and current.


Thevenin's Theorem 

In Thevenin's theorem, we basically find the Vth and Rth. Procedure for thevenin's theorem

1. Firstly, we open the circuit, the load 

2. Then we find Vth across the load from the circuit

3. Then, we open the circuit's current source and short-circuit the voltage sources. Remember this step is only applicable to independent sources.

4. Then, we find Rth from the circuit.


RL circuit with source:

i(t) = [ i(0+) - i(∞)]*exp(-Rt/L) + i(∞)

v(t) = [ v(0+) - v(∞)]*exp(-t/RC) + v(∞)

The main functions of the inductor and capacitor in a circuit are to prevent the sudden change of current and voltage, respectively.

Question:

In the above circuit, when the switch is transformed from an off to an on state, the voltage across the capacitor will be the same, but the current direction of the capacitor will be reversed.  

A similar rule is applicable for inductors also. When the switch is transformed from an off to an on state, the voltage across the inductor will be exact, but the current direction will be reversed. 

Question:

Find the rate of rise of voltage across the  capacitor at t = 0+




Contact Us

Name

Email *

Message *

Popular Posts

UGC NET Electronic Science Previous Year Question Papers with Solutions

Home / Engineering & Other Exams / UGC NET 2026 PYQ ⬇️ Download Papers and Solutions 📋 Exam Pattern 💡 Preparation Tips ❓ FAQs 📊 Exam Highlights: Electronic Science (88) Feature Details Junior Research Fellowship (JRF) ₹37,000 + HRA per month Eligibility M.Sc/M.Tech in Electronics (55%) Validity of Certificate JRF (3 Years) | Lectureship (Lifetime) 📥 Download UGC NET Electronics PDFs Complete collection of previous year question papers, answer keys and explanations for Subject Code 88. Start Downloading 📂 View All Question Papers June 2025 - Question Paper Download PDF June 2025 - Solved Paper + Explanation ...

OFDM Symbols and Subcarriers Explained

This article explains how OFDM (Orthogonal Frequency Division Multiplexing) symbols and subcarriers work. It covers modulation, mapping symbols to subcarriers, subcarrier frequency spacing, IFFT synthesis, cyclic prefix, and transmission. Step 1: Modulation First, modulate the input bitstream. For example, with 16-QAM , each group of 4 bits maps to one QAM symbol. Suppose we generate a sequence of QAM symbols: s0, s1, s2, s3, s4, s5, …, s63 Step 2: Mapping Symbols to Subcarriers Assume N sub = 8 subcarriers. Each OFDM symbol in the frequency domain contains 8 QAM symbols (one per subcarrier): Mapping (example) OFDM symbol 1 → s0, s1, s2, s3, s4, s5, s6, s7 OFDM symbol 2 → s8, s9, s10, s11, s12, s13, s14, s15 … OFDM sym...

Design of CMOS XOR/XNOR Gates

Design of CMOS XOR/XNOR Gates The semiconductor industry has experienced rapid integration of multimedia applications into mobile electronics, leading to very high integration density in CMOS VLSI. As operating frequencies increase, power consumption, speed, silicon area, and reliability become critical considerations. The XOR-XNOR circuits are fundamental building blocks in arithmetic circuits (Full Adders, Multipliers), compressors, comparators, parity checkers, code converters, error-detecting/correcting codes, and phase detectors. Their performance directly impacts the complex circuits they are used in. Design goals include full output voltage swing, low power consumption, reduced transistor count, minimal delay, and simultaneous non-skewed outputs. Static Logic (Static CMOS) Stat...

Online Simulator for ASK, FSK, and PSK Signal Generation

Interactive Digital Signal Processing (DSP) Tutorial and Simulator for ASK, FSK, and BPSK modulation techniques. Try our new Digital Signal Processing Simulator!   •   Interactive ASK, FSK, and BPSK tools updated for 2025. Start Now Digital Modulation Visualizer: ASK, FSK, & BPSK Simulator Learn and visualize binary modulation techniques (ASK, FSK, BPSK) in real-time with adjustable carrier and sampling parameters. Perfect for DSP students and engineers. 📡 ASK Simulator 📶 FSK Simulator 🎚️ BPSK Simulator 📚 More Topics ASK Modulator FSK Modulator BPSK Modulator More Topics 1. ASK (Amplitude Shift Keying) Simulat...

QPSK Online Simulator (Signal Generation)

Simulator for QPSK Modulation Quadrature (4-PSK) Bitstream (Even length) Carrier Freq (Hz) Samples Per Symbol Run QPSK Simulation The Math Behind QPSK Quadrature Phase Shift Keying (QPSK) is a form of digital modulation that transmits two bits per symbol by changing the phase of a carrier wave. s(t) = A cos(2Ï€f c t + θ n ) Phase (θ n ): Each pair of bits (dibit) corresponds to a specific phase shift. In Gray coding, we use: "00" → Ï€/4 (45°) "01" → 3Ï€/4 (135°) "11" → 5Ï€/4 (225°) "10" → 7Ï€/4 (315°) Efficiency: Since 4 phases are used, QPSK carries double the data of BPSK in the same bandwidth. ...

MATLAB Code for MUSIC

  MATLAB Code clc; clear; close all ; %% Step 1: Define Parameters M = 8; % Number of array sensors d = 0.5; % Sensor spacing (lambda/2) K = 2; % Number of signals N = 200; % Number of snapshots theta = [-20 30]; % True signal angles (degrees) SNR = 10; % Signal-to-noise ratio (dB) fprintf( 'Step 1: Parameters Initialized\n' ); %% Step 2: Generate Signal Sources t = 1:N; s1 = exp(1j*2*pi*0.05*t); s2 = exp(1j*2*pi*0.1*t); S = [s1; s2]; figure; plot(real(S(1,:))) title( 'Signal 1 (Real Part)' ) xlabel( 'Samples' ) ylabel( 'Amplitude' ) figure; plot(real(S(2,:))) title( 'Signal 2 (Real Part)' ) xlabel( 'Samples' ) ylabel( 'Amplitude' ) fprintf( 'Step 2: Source Signals Generated\n' ); %% Step 3: Construct Steering Matrix A = zeros(M,K); for k = 1:K A(:,k) = exp(-1j*2*pi*d*(0:M-1)'*sin(theta(k)*pi/180)); end fprintf( 'Step 3: Steering Matr...

Interactive Eye Diagram & ISI Simulator: Visualizing Signal Integrity

Interactive Eye Diagram & Noise Margin Filter Roll-off (α) α = 0.4 Noise Level Bitstream (TX) Stage 1: Components (Click Legend to Hide/Show) Stage 2: Composite Signal Stage 3: The Eye (Annotated Analysis) Simulation Workflow 1. Pulse Mapping: Each bit a[k] is mapped to a pulse shape p(t) . We use the Raised Cosine filter, which is the standard for bandwidth-limited communication. Clicking the legend above removes a specific bit's contribution to show how it affects the neighbors. 2. Linear Superposition: The total signal x(t) is the sum of all individual pulses shifted by the symbol period T . This "Combined Waveform" shows how pulses "bleed" into each other, cre...