Skip to main content

SSC CGL 2022: Exam Date, Admit Card, Answer Key, News


Home / Engineering & Other Exams / Exam Date, Admit Card, Answer Key, News ...

 ◈ SSC Exams
 ◈ Engineering Exams


SSC Exams Engineering Exams
  GATE 2023 (notification)
  ESE 2023 (notification)
  UGC-NET (ugcnet.nta.nic.in)
  

SSC CGL 2022: Notification is out.

Kindly visit: 'ssc.nic.in' to apply online. Firstly, open the website then. Then go to the upper navbar and click the 'Apply' tab. Then 'CGL' option will be shown. Then apply for 'CGL 2022'.

SSC JE 2022: Now, the Notification is out. Apply online.

SSC JE official notification is now available on the website https://ssc.nic.in 
Civil, Mechanical, and Electrical engineers are eligible to apply. Visit the official website to learn more about the eligibility requirements. The online application process has already started. The examination will likely be held in November 2022. Let us now talk about the examination pattern. The first will be 200 marks, and the second will be 300 marks.

◈ SSC JE 2022 Official Notification






Examination dates for UGC-NET December 2021 and June  2022 merged cycles have been published

Latest Updates

◈ Examination Dates Phase 2 exams will be conducted in September (visit the official site)
◈ 08, 09, 11, 12 July 2022 and 12, 13, 14 August 2022 (visit official site)
◈ Extension of the last date for submission of the online application form and correction window


20 May 2022

Today is the last day to apply for the merged December 2021 and June 2022 UGC-NET exam. The application window will be open till 11:50 pm. This national-level examination is usually held twice a year, with a six-month gap between them. Even though it was conducted once last year (may be due to covid situation). The testing agency is working on merging December and June cycles. Remember that the deadline to apply for that exam is today.

If you wish to apply for UGC-NET, go through the official website link https://ugcnet.nta.nic.in.

Copy and paste the link to any browser. Then apply for the particular exam. Now we'll share some important dates regarding the UGC-NET exam.


Important dates for UGC-NET


20 May 2022       Last date for Application (including the last date for successful transaction of examination fees

21 May to 23 May Correction window will open for particulars of the application form online only

*Dates of Exams         Will be notified later on the official website

Timing of shifts           2 shifts (First: 9 am to 12 pm; Second: 3 pm to 6 pm)

.

Fees

Fees for the examination are Rs/- 1100 for general, 550 for Gen-EWS / OBC-NCL, and 275 for Scheduled Caste (SC) / Scheduled Tribes (ST) / Person with Disability (PwD) and third gender. There may be some terms and conditions regarding the concession of fees. Please go through the official website for details https://ugcnet.nta.nic.in.


Career Opportunity


You can select either 'JRF & Assistant Professor' or 'Assistant Professor' only when applying for UGC-NET. You will be considered for the above position based on your score if you pass the exam. The cutoff points for JRF positions are slightly higher than those for Assistant Professor positions. If you want to research, you should apply for a position as a 'JRF and Assistant Professor.' If you're pursuing a Ph.D. and have already passed the JRF (UGC-NET) exam, you'll be eligible for a stipend of up to 31,000 (may be higher than that, including HRA). That is a good option for individuals who are enthusiastic about research. 

Visit ugcnet.nta.nic.in



Contact Us

Name

Email *

Message *

Popular Posts

RMS Delay Spread, Excess Delay Spread and Multi-path ...(with MATLAB + Simulator)

📘 Overview of Delay Spread and Multi-path 🧮 Excess Delay spread 🧮 Power delay Profile 🧮 RMS Delay Spread 📚 Further Reading 📂 Other Topics on RMS Delay Spread, Excess Delay ... 🧮 Multipath Components or MPCs 🧮 Online Simulator for Calculating RMS Delay Spread 🧮 Why is there significant multipath in the case of very high frequencies? 🧮 Why RMS Delay Spread is essential for wireless communication? 🧮 Why the Power Delay Profile is essential? 🧮 MATLAB Codes for Calculating Different Types of delay Spreads Delay Spread, Excess Delay Spread, and Multipath (MPCs) The fundamental distinction between wireless and wired connections is that in wireless connections signal reaches at receiver thru multipath signal propagation rather than directed transmission like co-axial cable. Wireless Communication has no set communication path between the transmitter and the receiver. The line...

Online Simulator for ASK, FSK, and PSK Signal Generation

Interactive Digital Signal Processing (DSP) Tutorial and Simulator for ASK, FSK, and BPSK modulation techniques. Try our new Digital Signal Processing Simulator!   •   Interactive ASK, FSK, and BPSK tools updated for 2025. Start Now Digital Modulation Visualizer: ASK, FSK, & BPSK Simulator Learn and visualize binary modulation techniques (ASK, FSK, BPSK) in real-time with adjustable carrier and sampling parameters. Perfect for DSP students and engineers. 📡 ASK Simulator 📶 FSK Simulator 🎚️ BPSK Simulator 📚 More Topics ASK Modulator FSK Modulator BPSK Modulator More Topics 1. ASK (Amplitude Shift Keying) Simulat...

Amplitude Shift Keying (ASK) Modulation & Demodulation (with Simulation)

Amplitude Shift Keying (ASK): Signal Analysis and Characterization Theoretical Overview: Amplitude Shift Keying (ASK) represents a primary digital modulation technique wherein information is encoded through discrete variations in the carrier signal's instantaneous amplitude. In a Binary ASK (BASK) framework, the modulation process maps binary data onto two distinct amplitude levels. Specifically, the binary '1' (mark) is conveyed by a sinusoidal carrier with amplitude A c and frequency f c over a bit interval T b , while the binary '0' (space) is represented by a null signal state. This particular signaling method is widely recognized as On-Off Keying (OOK) . It is technically realized by gating a carrier oscillator with a unipolar baseband sequence, effectively performing a product modulation that shifts the baseband spectrum to the carrier frequency. ASK Transmitter Architecture: ...

Frequency Shift Keying (FSK) Modulation & Demodulation (with Simulation)

Frequency Shift Keying (FSK) Theoretical Foundations: Frequency Shift Keying (FSK) is a discrete frequency modulation scheme wherein the digital information is encoded via instantaneous shifts in the carrier signal's frequency. The fundamental implementation is Binary FSK (BFSK), which maps binary data onto two distinct, discrete spectral states. A binary '1' (the "mark" state) is represented by a carrier frequency \( f_1 \), while a binary '0' (the "space" state) corresponds to frequency \( f_2 \). Each symbol is sustained for a bit interval denoted by \( T_b \). FSK Transmitter Characterization: The mathematical model for the modulated BFSK output \( s(t) \) is defined as: \[ s(t) = \begin{cases} A_c \cos(2\pi f_1 t), & \text{for } m = 1 \\ A_c \cos(2\pi f_2 t), & \text{for } m = 0 \end{cases} \] ...

Hybrid Beamforming | Page 1

Beamforming Techniques Hybrid Beamforming... Page 1 | Page 2 | Hybrid Beamforming: Hybrid beam formation was developed to address some of the limitations of digital pre-coding approaches. Every antenna element is connected to an RF chain in digital pre-coding (beam forming) method. We also know that each RF chain is in charge of providing a separate data stream between the transmitter and the receiver. We know that a larger number of independent data streams leads to higher data rates. It has a spatial multiplexing feature for MIMO. As a result, we may assume that switching from MIMO to massive MIMO will benefit us more in terms of spatial multiplexing in massive MIMO, where each antenna is coupled to a single RF chain. We'll proceed with a definition of hybrid beam forming. Overview of hybrid beam forming with example: Unlike digital beam forming, more than one antenna element is connected to a single RF chain in hybr...

Coherence Bandwidth and Coherence Time (with MATLAB + Simulator)

🧮 Coherence Bandwidth 🧮 Coherence Time 🧮 MATLAB Code s 📚 Further Reading For Doppler Delay or Multi-path Delay Coherence time T coh ∝ 1 / v max (For slow fading, coherence time T coh is greater than the signaling interval.) Coherence bandwidth W coh ∝ 1 / Ï„ max (For frequency-flat fading, coherence bandwidth W coh is greater than the signaling bandwidth.) Where: T coh = coherence time W coh = coherence bandwidth v max = maximum Doppler frequency (or maximum Doppler shift) Ï„ max = maximum excess delay (maximum time delay spread) Notes: The notation v max −1 and Ï„ max −1 indicate inverse proportionality. Doppler spread refers to the range of frequency shifts caused by relative motion, determining T coh . Delay spread (or multipath delay spread) determines W coh . Frequency-flat fading occurs when W coh is greater than the signaling bandwidth. Coherence Bandwidth Coherence bandwidth is...

Constellation Diagrams of ASK, PSK, and FSK (with MATLAB Code + Simulator)

Constellation Diagrams: ASK, FSK, and PSK Comprehensive guide to signal space representation, including interactive simulators and MATLAB implementations. 📘 Overview 🧮 Simulator ⚖️ Theory 📈 Q-function 📚 Resources BASK Modulation Transmits one of two signals: 0 or $\sqrt{E_b}$, representing binary 0 and 1. Simple but sensitive to noise. BFSK Modulation Transmits one of two signals: $\sqrt{E_b}$ on the Y-axis or $\sqrt{E_b}$ on the X-axis. These are orthogonal signals. BPSK Modulation Transmits $+\sqrt{E_b}$ or $-\sqrt{E_b}$ (antipodal signaling). Most efficient binary scheme. ...

Design of CMOS XOR/XNOR Gates

Design of CMOS XOR/XNOR Gates The semiconductor industry has experienced rapid integration of multimedia applications into mobile electronics, leading to very high integration density in CMOS VLSI. As operating frequencies increase, power consumption, speed, silicon area, and reliability become critical considerations. The XOR-XNOR circuits are fundamental building blocks in arithmetic circuits (Full Adders, Multipliers), compressors, comparators, parity checkers, code converters, error-detecting/correcting codes, and phase detectors. Their performance directly impacts the complex circuits they are used in. Design goals include full output voltage swing, low power consumption, reduced transistor count, minimal delay, and simultaneous non-skewed outputs. Static Logic (Static CMOS) Stat...