Skip to main content

SSC CGL 2022: Exam Date, Admit Card, Answer Key, News


Home / Engineering & Other Exams / Exam Date, Admit Card, Answer Key, News ...

 ◈ SSC Exams
 ◈ Engineering Exams


SSC Exams Engineering Exams
  GATE 2023 (notification)
  ESE 2023 (notification)
  UGC-NET (ugcnet.nta.nic.in)
  

SSC CGL 2022: Notification is out.

Kindly visit: 'ssc.nic.in' to apply online. Firstly, open the website then. Then go to the upper navbar and click the 'Apply' tab. Then 'CGL' option will be shown. Then apply for 'CGL 2022'.

SSC JE 2022: Now, the Notification is out. Apply online.

SSC JE official notification is now available on the website https://ssc.nic.in 
Civil, Mechanical, and Electrical engineers are eligible to apply. Visit the official website to learn more about the eligibility requirements. The online application process has already started. The examination will likely be held in November 2022. Let us now talk about the examination pattern. The first will be 200 marks, and the second will be 300 marks.

◈ SSC JE 2022 Official Notification






Examination dates for UGC-NET December 2021 and June  2022 merged cycles have been published

Latest Updates

◈ Examination Dates Phase 2 exams will be conducted in September (visit the official site)
◈ 08, 09, 11, 12 July 2022 and 12, 13, 14 August 2022 (visit official site)
◈ Extension of the last date for submission of the online application form and correction window


20 May 2022

Today is the last day to apply for the merged December 2021 and June 2022 UGC-NET exam. The application window will be open till 11:50 pm. This national-level examination is usually held twice a year, with a six-month gap between them. Even though it was conducted once last year (may be due to covid situation). The testing agency is working on merging December and June cycles. Remember that the deadline to apply for that exam is today.

If you wish to apply for UGC-NET, go through the official website link https://ugcnet.nta.nic.in.

Copy and paste the link to any browser. Then apply for the particular exam. Now we'll share some important dates regarding the UGC-NET exam.


Important dates for UGC-NET


20 May 2022       Last date for Application (including the last date for successful transaction of examination fees

21 May to 23 May Correction window will open for particulars of the application form online only

*Dates of Exams         Will be notified later on the official website

Timing of shifts           2 shifts (First: 9 am to 12 pm; Second: 3 pm to 6 pm)

.

Fees

Fees for the examination are Rs/- 1100 for general, 550 for Gen-EWS / OBC-NCL, and 275 for Scheduled Caste (SC) / Scheduled Tribes (ST) / Person with Disability (PwD) and third gender. There may be some terms and conditions regarding the concession of fees. Please go through the official website for details https://ugcnet.nta.nic.in.


Career Opportunity


You can select either 'JRF & Assistant Professor' or 'Assistant Professor' only when applying for UGC-NET. You will be considered for the above position based on your score if you pass the exam. The cutoff points for JRF positions are slightly higher than those for Assistant Professor positions. If you want to research, you should apply for a position as a 'JRF and Assistant Professor.' If you're pursuing a Ph.D. and have already passed the JRF (UGC-NET) exam, you'll be eligible for a stipend of up to 31,000 (may be higher than that, including HRA). That is a good option for individuals who are enthusiastic about research. 

Visit ugcnet.nta.nic.in

📊 MATLAB & ONLINE SIMULATIONS (Web-Based)
🎓 GATE & UGC - NET SOLUTIONS
📡 WIRELESS & SIGNAL PROCESSING


Contact Us

Name

Email *

Message *

Popular Posts

CMOS Logic Gates: Inverter, NAND, and NOR

CMOS Logic Gates: Inverter, NAND, and NOR Complementary metal–oxide–semiconductor (CMOS) technology forms the backbone of modern digital IC design. Patented by Frank Wanlass in 1963 ( US patent 3,356,858 ), CMOS enables low-power, high-speed, and noise-immune logic circuits. CMOS gates, including inverters, NAND, and NOR, are widely used in both large-scale and small-scale integrated circuits due to their efficiency and versatility. CMOS Inverter A CMOS inverter consists of a complementary pair of PMOS and NMOS transistors. The PMOS transistor connects to the supply voltage V DD , while the NMOS connects to ground. The input voltage V IN controls both gates, and the output voltage V OUT is taken from the connected drains. CMOS inverters are highly energy-efficient and produce minimal heat due to their comple...
Read more

UGC NET Electronic Science Previous Year Question Papers with Solutions

Download Papers and Solutions Exam Pattern Preparation Tips FAQs More Home / Engineering & Other Exams / UGC NET 2026 PYQ 📊 Exam Highlights: Electronic Science (88) Feature Details Junior Research Fellowship (JRF) ₹37,000 + HRA per month Eligibility M.Sc/M.Tech in Electronics (55%) Validity of Certificate JRF (3 Years) | Lectureship (Lifetime) 📥 Download UGC NET Electronics PDFs Complete collection of previous year question papers, answer keys and explanations for Subject Code 88. Start Downloading 📂 View All Question Papers June 2026 - Question Paper Download PDF June 202...
Read more

Design of CMOS Flip-Flops (SR, D, JK)

Design of CMOS Flip-Flops (SR, D, JK) A flip-flop or latch is a circuit with two stable states, used to store state information. It is the basic storage element in sequential logic and a fundamental building block in digital electronics systems, including computers and communication devices. Flip-flops and latches act as data storage elements for states, pulse counting, and synchronization of variably-timed input signals to a reference clock. Flip-flops can be transparent/opaque (latches) or clocked (synchronous, edge-triggered). Latches are level-sensitive, while flip-flops are edge-sensitive. In sequential logic, the output depends on current inputs and previous states. Fig.1 shows a sequential circuit combining a combinational block and a memory element. ...
Read more

Flat vs Frequency Selective Online Simulator

Flat vs Frequency Selective Online Simulator Channel Type Without Fading Flat Fading Multipaths Nakagami m SNR(dB) Run Simulation Input Signal Signal After Fading Constellation Diagram BER vs SNR Explore Advanced Flat vs Frequency-Selective Fading Simulator Want to see these equations in action? Visualize it. Launch Simulator Tool Flat Fading and Frequency-Selective Fading Effects of Multipath Components and the Nakagami-m Parameter 1. Flat Fading Flat fading occurs when the signal bandwidth is smaller than the channel's coherence bandwidth, meaning that all frequency components of the transmitted signal experience approximately the same fading. It is typically associated with narrowband signals, where the multipath delay spread is small relative to the symbol duration. ...
Read more

Decision Feedback Equalizer (DFE) in MATLAB

  MATLAB Code M = 4; % QPSK numSymbols = 10000; numTrainingSymbols = 5000; chtaps = [1 0.5*exp(1i*pi/6) 0.1*exp(-1i*pi/8)]; % Generate QPSK symbols data = randi([0 M-1], numSymbols, 1); tx = pskmod(data, M, pi/4); % DFE setup eq = comm.DecisionFeedbackEqualizer; eq.ReferenceTap = 1; eq.NumForwardTaps = 5; eq.NumFeedbackTaps = 3; % SNR sweep snrVec = 0:5:25; % 0,5,10,...25 dB berBefore = zeros(size(snrVec)); berAfter = zeros(size(snrVec)); for k = 1:length(snrVec) % Apply channel and AWGN rx = awgn(filter(chtaps,1,tx), snrVec(k), 'measured' ); % BER before equalization rxDataNoEq = pskdemod(rx, M, pi/4); [~, berBefore(k)] = biterr(data, rxDataNoEq); % Equalize [y,~,~] = eq(rx, tx(1:numTrainingSymbols)); % Phase correction phaseOffset = angle(mean(conj(tx(1:numTrainingSymbols)) .* y(1:numTrainingSymbols))); yCorrected = y * exp(-1i*phaseOffset); % BER after equalization rxDataEq = pskdemod(yCorrected, M, pi/4); [...
Read more

MUSIC Algorithm Explained (with MATLAB + Simulator)

Practical Implementation of the MUSIC Algorithm The focus is on how the algorithm works computationally , not just theory, and it explains the denominator (a H E n E n H a) mathematically and intuitively. 1. Introduction The MUSIC (Multiple Signal Classification) algorithm is a high-resolution method used in signal processing and array processing to estimate the Direction of Arrival (DOA) of signals received by a sensor array. Unlike classical beamforming methods, MUSIC uses eigenvector decomposition of the covariance matrix to separate the signal subspace and noise subspace , allowing it to achieve much higher angular resolution. In practical implementations, MUSIC works by: Simulating or collecting array signals Computing the covariance matrix Performing eigenvalue decomposition Separating signal and noise subspaces Scanning possible angles using a steering vector Constructing a pseudo-spectrum where peaks indicate signal directions 2. Signal Mo...
Read more

Linear vs Circular Convolution

Linear vs Circular Convolution Linear convolution vs circular convolution Linear convolution (what nature does) If: x[n] = transmitted signal h[n] = channel impulse response (multipath) Then the received signal is: y[n] = x[n] * h[n] This means: Past symbols spill into future symbols Causes inter-symbol interference (ISI) DFT of y[n] is not a simple product Circular convolution (what DFT assumes) The DFT assumes periodic signals : y[n] = x[n] ⊛ h[n], where indices wrap around modulo N Only under circular convolution does the DFT satisfy: Y[k] = X[k] · H[k] This is what enables one-tap frequency-domain equalization . What happens in the real channel (linear convolution) The channel performs linear convolution: y[n] = Σ l=0 Lh−1 h[l] x[n-l] But because: CP absorbs the “spillover” Receiver discards CP before DFT The useful part of the received symbol becomes: y[n] = Σ l=0 Lh−1 h[l] x[(n-l) mod N] Modulo inde...
Read more

Superheterodyne Receiver Online Simulator

Superheterodyne Receiver Simulator Simulation Controls Message Frequency (Hz): Carrier Frequency (Hz): Intermediate Frequency (Hz): Sampling Frequency (Hz): Simulation Duration (s): Run Simulation Signal Plots Numerical Values (first 10 samples) Superheterodyne Receiver Workflow The superheterodyne receiver converts a received RF signal to an intermediate frequency (IF) to simplify filtering and amplification, and finally recovers the original message signal. Steps: Input Message Signal: A low-frequency signal m(t) (e.g., sine wave). RF Modulation (AM): The message modulates the carrier with amplitude modulation: RF(t) = [1 + K_a * m(t)] * cos(2Ï€ f_c t) Mixing with Local Oscillator (LO): The RF signal is multiplied by a local oscillator LO(t) = cos(2Ï€ f_LO t) to produce: IF(t) = RF(t) * LO(t) Intermediate Frequency Filtering: A low-pass filter extracts t...
Read more