Skip to main content

Posts

Search

Search Search Any Topic from Any Website Search
Recent posts

A 32K × 16 memory is to be implemented using a single decoder. The minimum number of AND gates required is:

  For a 32K × 16 memory : Number of memory locations = 32 K = 32 × 1024 = 2 15 32K = 32 \times 1024 = 2^{15} Therefore, the address bus needs 15 address lines . A single decoder must be a 15 15 -to- 2 15 2^{15} decoder. Each output of the decoder is generated using an AND gate with 15 inputs . So, the minimum number of AND gates required is: 2 15 \boxed{2^{15}} Answer: (c) 2 15 2^{15} As there are 2^ 15 possible combinations of those 15 inputs: 2^ 15  AND gates 15 address lines → each AND gate has 15 inputs → 2^15 AND gates → 2^15 outputs.

GMSK Demodulation Simulation: Theory, Working & Waveforms

GMSK Demodulation Instructions for Gaussian Minimum Shift Keying Modulation (GMSK) Note: Use the input fields to enter the number of bits, carrier frequency (Hz), Time-Bandwidth Product (BT), and the baud rate (Hz) Step 1: Click on 'Generate Message' button to generate input message signal Step 2: Then click on 'Generate NRZ Signal' button to generate NRZ signal Step 3: Then click on 'Generate Filtered Signal' button to generate Gaussian filtered signal Step 4: Click on 'Generate Carrier' button to generate carrier signal Step 5: Click on 'Generate GMSK Signal' button to generate Gaussian Minimum Shift Keying Signal In GMSK, the filtered NRZ signal (which is now smoothed by the Gaussian filter) is integrated over time to produce a phase signal. This is the key step that ensures ...

Consider a circuit shown in figure: The correct values of Y parameters are:

  Given Circuit The circuit contains: Left resistor: \(2\Omega\) Right resistor: \(2\Omega\) Vertical resistor: \(6\Omega\) Dependent current source: \(2V_2\) A, directed upward \(I_1\) and \(I_2\) enter the two-port network. Step 1: Define the Middle Node Voltage Let the voltage at the middle node be \(V_x\). Apply KCL at the middle node: $$ \frac{V_x-V_1}{2} + \frac{V_x-V_2}{2} = 2V_2 $$ Multiplying by 2: $$ 2V_x-V_1-V_2=4V_2 $$ Therefore: $$ \boxed{ V_x=\frac{V_1}{2}+\frac{5V_2}{2} } $$ Step 2: Find \(I_1\) The current entering port 1 is: $$ I_1=\frac{V_1-V_x}{2} $$ Substitute \(V_x\): $$ I_1= \frac{ V_1- \left( \frac{V_1}{2}+\frac{5V_2}{2} \ri...

Why do Power Plants Step Up Voltage?

  When the transformer step up voltage 230 V to 11 KV, where the current go? Because if voltage increases should not current also increase. But transformer follow energy conservation law. So,  Input Power = Output Power  Or, Vp * Ip = Vs * Is (for Ideal Transformers) where, Vp = Primary volage Vs = Secondary Voltage Ip = Primary Current Is = secondary Current So, Voltage multiplied by current on primary side equals to volage multiplied by current on secondary side. When volage is stepped up by 10 times. the current must reduce 10 times to maintain the same power. So, a transformer taking 100 amperes at 230-volt output only 10 amperes 2300-volt. That's why power plant step up volage to 400 kV for transmission because reducing current by 1000 time reduces heat loss by 1 million times in the power lines.  

GMSK Simulation: Theory, Working & Waveforms

GMSK Waveform Generator Standard: Gaussian Minimum Shift Keying num bits Input Bitstream Baud Rate ($R_b$) Mod. Index ($h$) Carrier (Hz) Time-Bandwidth Product (BT): Step 1: Original Message Bits Step 2: NRZ Encoding $m(t) = \sum a_n \cdot rect(t-nT)$ Step 3: Filtered Signal Plot: Gaussian Pulse Shaping $g(t) = m(t) * h_{gauss}(t)$ ...

A dual slope integrating type of A/D converter has an integrating capacitor of 0.1 µF ...

Dual-Slope ADC Given C = 0.1 µF R = 100 kΩ V ref = 2 V V o = 10 V Integrator Equation For an integrator: V o = V ref t / RC Therefore: t = V o RC / V ref Calculate RC RC = (100 × 10 3 ) (0.1 × 10 −6 ) = 0.01 s Calculate Conversion Time t = 10(0.01) / 2 t = 0.05 s = 50 ms Therefore, t = 50 ms . Answer: B (50 ms) Browse All Solved Papers (2012 - 2025) → UGC-NET : Electronics Science Study Material (Subject: 088) → Further Reading: GATE EC Previous Year Papers with Solutions

A three phase four pole induction motor is operating on an input frequency of 75 Hz ...

Induction Motor Torque Given Frequency, f = 75 Hz Slip, s = 0.04 Rotor resistance, R 2 = 1 Ω Line voltage, V L = 415 V Phase Voltage V ph = 415 / √3 V Since stator voltage drop and rotor reactance are neglected: I 2 = V ph / (R 2 / s) Torque in Synchronous Watts P T = 3V ph 2 / (R 2 / s) P T = 3(415/√3) 2 × 1/0.04 P T = 415 2 / 0.04 ≈ 6889 W Thus, T = 6889 synchronous watts Answer: A (6889 synchronous watts) Browse All Solved Papers (2012 - 2025) → UGC-NET : Electronics Science Study Material (Subject: 088) → Furth...

In the following circuit β is in the range of 8 to 40. Rc = 11 Ω, Vcc = 200 V, Vb = 10 V. If the ...

Transistor Power Loss Given β min = 8 R C = 11 Ω V CC = 200 V V CE(sat) = 1 V V BE(sat) = 1.5 V Overdrive factor = 5 Collector Saturation Current I C = (V CC − V CE(sat) ) / R C I C = (200 − 1) / 11 = 18.09 A Forced Beta β f = 8 / 5 = 1.6 Therefore, the base current is: I B = I C / β f I B = 18.09 / 1.6 = 11.31 A Power Loss P = V CE(sat) I C + V BE(sat) I B P = (1)(18.09) + (1.5)(11.31) P ≈ 18.09 + 16.97 = 35.06 W Therefore, P ≈ 35.07 W . Answer: A (35.07 W) Browse All Solved Papers (2012 - 2025) → ...


Contact Us

Name

Email *

Message *